## FEATURES

- 2,048 $\times 8$-bits ROM Capacity
- $128 \times 4$-bits RAM Capacity
- 50 Instruction Sets
- 4 Levels of Subroutine Nesting
- Input/Output Ports
- 8 Input Ports
- 4 Output Ports
- Input/Output Ports
- 12 Ports for the 36-Pin QFP and 32-Pin SOP
- 11 Ports for the 30-Pin SDIP
- 8-Pins for the 28-Pin SOP
- Interrupts
- Internal Interrupt $\times 1$ (Timer)
- External Interrupt $\times 2$ (2 External Interrupt Inputs)
- A/D Converter
- 10-bits Resolution
- 4 Channels
- Timer/Counter 8 -bit $\times 1$
- Built-in Main Clock Oscillator Circuit for System Clock
- Ceramic/Crystal Oscillator (SM5K3/SM5K5)
- CR Oscillator (SM5K4)
- Signal Generation for Real Time Clock* (SM5K3/SM5K5)
- Built-in 15 Stages Divider for Real Time Clock* (SM5K3/SM5K4)
- Instruction Cycle Time
- $1 \mu \mathrm{~s}$ (MIN.), 2 MHz , at $5 \mathrm{~V} \pm 10 \%$ (SM5K3/SM5K5)
$-2 \mu \mathrm{~s}$ (MIN.), 1 MHz at 2.2 V to 5.5 V (SM5K3/SM5K5)
$-1 \mu \mathrm{~s}$ (MIN.), $1.67 \mathrm{MHz} \pm 20 \%$, at $5 \mathrm{~V} \pm 10 \%$ (SM5K4)
- Large Current Output Pins (LED Direct Drive)
- 15 mA (TYP.) $\times 4$ (Sink Current)
- Supply Voltages
- 2.2 V to 5.5 V (SM5K3/SM5K5)
- 2.7 V to 5.5 V (SM5K4)
- Packages
- 30-pin SDIP (SDIP030-P-0400)
- 32-pin SOP (SOP032-P-0525)
- 36-pin QFP (QFP036-P-1010)
- 28-pin SOP (SOP028-P-0450) (SM5K3/SM5K5)
- 24-pin SSOP (SSOP024-P-0275) (SM5K4)

NOTE: *In case of using crystal oscillator.

## DESCRIPTION

The SM5K3/5K4/5K5 are CMOS 4-bit single-chip microcomputers incorporating 4-bit parallel processing function, ROM, RAM, 10-bit A/D converter and timer/ counters.

It provides three kinds of interrupts and 4 levels of subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package, best suited for LOW power controlling, compact equipment like a precision charger.

## PIN CONNECTIONS



Figure 1. 30-Pin SDIP

| 32-PIN SOP |  |  |  | TOP VIEW |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | $\mathrm{P5}_{3} \square 1 \bullet$ | 32 | $\square \mathrm{GND}$ |  |
|  | $\mathrm{P} 41 \square 2$ | 31 | $\square \mathrm{P5} 5_{2}$ |  |
|  | $\mathrm{P}_{2} \square^{3}$ | 30 | $\square \mathrm{P} 4_{0}$ |  |
|  | $\mathrm{P}_{3} \square 4$ | 29 | $\square$ AGND |  |
|  | $\overline{\mathrm{PO}}_{0} \square 5$ | 28 | $\square \mathrm{P}_{3}$ |  |
|  | $\overline{\mathrm{PO}}_{1} \square 6$ | 27 | $\square \mathrm{P}_{2}$ |  |
|  | $\overline{\mathrm{P}}_{2} \square 7$ | 26 | $\square \mathrm{P} 3_{1}$ |  |
|  | $\overline{\mathrm{PO}}_{3} \square 8$ | 25 | $\square \mathrm{P} 3_{0}$ |  |
|  | $\mathrm{P} 1_{0} \square 9$ | 24 | $\square \mathrm{VR}$ |  |
|  | $\mathrm{P} 1_{1} \square 10$ | 23 | $\square \overline{\text { RESET }}$ |  |
|  | $\mathrm{P} 1_{2} \square 11$ | 22 | $\square \mathrm{V}_{\mathrm{DD}}$ |  |
|  | $\mathrm{P}_{3}-12$ | 21 | $\square \mathrm{OSC}_{\text {OUT }}$ |  |
|  | $\mathrm{P}_{2}-13$ | 20 | $\square \mathrm{OSC}_{\text {IN }}$ |  |
|  | $\mathrm{P} 2{ }_{1}-14$ | 19 | $\square \mathrm{P} 2_{3}$ |  |
|  | $\mathrm{P}_{2} \square 15$ | 18 | $\square \mathrm{P} 5_{1}$ |  |
|  | GND $\square 16$ | 17 | $\square \mathrm{P} 5_{0}$ |  |

Figure 2. 32-Pin SOP



Figure 4. 28-Pin SOP


Figure 5. 24-Pin SSOP

Figure 3. 36-Pin QFP


Figure 6. Block Diagram

## PIN DESCRIPTION

| PIN NAME | I/O | FUNCTION |
| :---: | :---: | :---: |
| $\overline{\mathrm{PO}}_{0}-\overline{\mathrm{PO}}_{3}$, | O | High current output (sink current 15 mA ) |
| $\mathrm{P} 1_{0}-\mathrm{P} 1_{1}$ | I | Input (standby release) (counter input $\mathrm{P} 1_{1}$ ) with pull-up resistor |
| $\mathrm{P} 1_{2}-\mathrm{P} 1_{3}$ | 1 | Input (standby release) with pull-up resistor |
| $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}$ | 1/O | Input (with pull-up resistor) or output (independent) |
| $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ | 1 | Input (also used as analog input) with pull-up resistor |
| $\mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ | I/O | Input (with pull-up resistor) and output |
| OSC $_{\text {IN }}$, OSC $_{\text {OUT }}$ | I/O | Ceramic/crystal oscillation pin (SM5K3/5K5)/CR Oscillation pin (SM5K4) |
| RESET | 1 | Reset signal input with pull-up resistor |
| VR, AGND | I | A/D converter reference supply input port |
| $\mathrm{V}_{\mathrm{DD}}$, GND | 1 | Power supply, ground |

NOTE: Symbols apply to 32-pin SOP and 36-pin QFP. (In case of 30-pin SDIP, P5 ${ }_{2}$ does not exist. In case of 28-pin SOP, $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ do not exist. In case of 24 -pin $\mathrm{SSOP}, \mathrm{P} 1_{2}, \mathrm{P} 1_{3}, \mathrm{P} 3_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ pins do not exist).

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | CONDITIONS | RATING | UNIT |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | -0.3 to +7.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Maximum output current | $\mathrm{I}_{\mathrm{OH}}$ | HIGH level output current (all outputs) | 4 | mA |
|  | $\mathrm{I}_{\mathrm{OLO}}$ | LOW level output current $\left(\overline{\mathrm{PO}}_{0}-\overline{\mathrm{PO}}_{3}\right)$ | 30 | mA |
|  | $\mathrm{I}_{\mathrm{OL} 1}$ | LOW level output current (all but $\left.\overline{\mathrm{PO}}_{0}-\overline{\mathrm{PO}}_{3}\right)$ | 4 | mA |
| Total output current | $\Sigma \mathrm{l}_{\mathrm{OH}}$ | HIGH level output current (all outputs) | 20 | mA |
|  | $\Sigma \mathrm{I}_{\mathrm{OL}}$ | LOW level output current (all outputs) | mA |  |
| Operating temperature | $\mathrm{T}_{\mathrm{OPR}}$ |  | -20 to $+70(\mathrm{SM} 5 \mathrm{~K} 3 / 5 \mathrm{~K} 5)$ | ${ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{T}_{\mathrm{STG}}$ |  | -20 to $+85(\mathrm{SM} 5 \mathrm{~K} 4)$ | -55 to +150 |

## RECOMMENDED OPERATING CONDITIONS

SM5K3/SM5K5

| PARAMETER | SYMBOL | CONDITIONS | RATINGS | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.2 to 5.5 | V |
| Instruction time | $\mathrm{T}_{\mathrm{SYS}}$ | $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 5.5 V | 2 to 5 | $\mu \mathrm{~s}$ |
|  |  | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 1 to 61 | $\mu \mathrm{~s}$ |
| Main clock frequency | f OSC | $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 5.5 V | 1 M to 32.768 k | Hz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ to $\pm 10 \%$ | 2 M to 32.768 k | Hz |

## SM5K4

| PARAMETER | SYMBOL | CONDITIONS | RATINGS | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.7 to 5.5 | V |
| Instruction time | T | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V | 2 to 61 | $\mu \mathrm{~s}$ |
|  |  | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 1 to 5 | $\mu \mathrm{~s}$ |
| Main clock frequency* | f OSC | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V | 1 M to 400 k | Hz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ to $\pm 10 \%$ | 2 M to 400 k | Hz |

NOTE: *Degree of fluctuation frequency $\pm 20 \%$.

## OSCILLATION CIRCUIT



Figure 7. SM5K3/SM5K Circuit Configuration


NOTE: $R f=33 \mathrm{k} \Omega$ (fosc $=1.67 \mathrm{MHz}$, TYP.)
Figure 8. SM5K4 Circuit Configuration

## NOTES:

1. The typical oscillation frequency shall be determined in consideration of operating condition and fluctuation frequency.
2. Mount Rf, RD, $\mathrm{C}_{1}, \mathrm{C}_{2}$, Oscillator (SM5K3/SM5K5)/Rf (SM5K4) as close as possible to the oscillator pins of the LSI, in order to reduce an influence from floating capacitance.
3. Since the value of resistor Rf, RD, $\mathrm{C}_{1}, \mathrm{C}_{2}$, Oscillator (SM5K3/ SM5K5)/Rf (SM5K4) varies depending on circuit pattern and others, the final Rf, RD, $\mathrm{C}_{1}, \mathrm{C}_{2}$, Oscillator (SM5K3/SM5K5)/Rf (SM5K4) value shall be determined on the actual unit.
4. Don't connect any line to $\mathrm{OSC}_{\mathrm{IN}}$ and OSC circuit.
5. Don't put any signal line across the oscillator circuit line.
6. On the multi-layer circuit, do not let the oscillator circuit wiring cross other circuit.
7. Minimize the wiring capacitance of GND and $\mathrm{V}_{\mathrm{DD}}$.

## DC CHARACTERISTICS

## SM5K3

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ or $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (TYP.) unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{IH} 1}$ |  | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\text {IL1 }}$ |  | 0 |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ |  | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 2 |
|  | $\mathrm{V}_{\text {IL2 }}$ |  | 0 |  | $0.1 \times \mathrm{V}_{\mathrm{DD}}$ | V | 2 |
| Input current | $\mathrm{I}_{\text {LL } 1}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 2 | 25 | 90 | $\mu \mathrm{A}$ | 3 |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 25 | 70 | 250 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 2 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
| Output current | $\mathrm{l}_{\mathrm{OL} 1}$ | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 5 | 15 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 15 | 25 |  | mA | 5 |
|  | $\mathrm{IOH}_{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 0.3 | 1.5 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 1.0 | 2.2 |  | mA | 5 |
|  | $\mathrm{I}_{\mathrm{LL} 2}$ | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 1.2 | 5.0 |  | mA | 6 |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 5 | 9.0 |  | mA | 6 |
|  | $\mathrm{IOH2}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 0.3 | 2.0 |  | mA | 6 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 1.0 | 2.4 |  | mA | 6 |
|  | $\mathrm{IOH3}$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 0.15 |  |  | mA | 7 |
|  |  | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 0.5 |  |  | mA | 7 |

## NOTES:

1. Applicable pins; $\mathrm{P} 1_{2}, \mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P}_{3}, \mathrm{P} 5_{0}-\mathrm{P5}_{3}$.
2. Applicable pins: $\mathrm{OSC}_{\mathrm{IN}}, \overline{\mathrm{RESET}}, \mathrm{P} 1_{0}, \mathrm{P} 1_{1}$.
3. Applicable pins: $\overline{\mathrm{RESET}}, \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, $P 5_{0}-P 5_{3}$ (digital input mode).
4. Applicable pins: $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (analog input mode).
5. Applicable pins: $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (high current mode).
6. Applicable pins: $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode). (See note 11.)
7. Applicable pins: $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$. (See note 12.)
8. No load (A/D conversion is stop).
9. $A / D$ conversion in operation (operation enable).
10. $A / D$ conversion in stop (operation disable).
11. In case of 32-pin SOP and 36-pin QFP. In case of 30-pin SDIP, $P 5_{2}$ does not exist. In case of 28 -pin SOP, $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ do not exist.
12. P3 ports are normally used for input ports with pull-up resistor. These ports can be also used.

## SM5K3 (Cont'd)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ or $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (TYP.) unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $I_{\text {DD }}$ | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 1,200 | 2,500 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  | 300 | 800 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 600 | 1,200 | $\mu \mathrm{A}$ | 8 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 20 | 120 | $\mu \mathrm{A}$ | 8 |
|  | $\mathrm{I}_{\mathrm{HLT}}$ | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 760 | 1,500 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  | 200 | 600 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 400 | 900 | $\mu \mathrm{A}$ | 8 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | 20 | 75 | $\mu \mathrm{A}$ | 8 |
|  | IStop | Ceramic OSC mode, $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  |  | 2 | $\mu \mathrm{A}$ | 8 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | 15 | 40 | $\mu \mathrm{A}$ | 8 |
|  | $\mathrm{I}_{\mathrm{VR}}$ | A/D in operation, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 220 | 450 | $\mu \mathrm{A}$ | 9 |
|  |  | $\mathrm{A} / \mathrm{D}$ in stop, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  |  | 2 | $\mu \mathrm{A}$ | 10 |
| A/D conversion | Resolution |  |  | 10 |  | bit |  |
|  | Differential linearity error | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{VR}=5.0 \mathrm{~V} \end{aligned}$ |  | $\pm 2.5$ | $\pm 4.0$ | LSB |  |
|  | Sequential linearity error |  |  | $\pm 3.2$ | $\pm 5.0$ | LSB |  |
|  | Total error |  |  | $\pm 4.0$ | $\pm 6.0$ | LSB |  |

## NOTES:

1. Applicable pins; $\mathrm{P} 1_{2}, \mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P}_{3}, \mathrm{P}_{5}-\mathrm{P}_{3}$.
2. Applicable pins: $\mathrm{OSC}_{\mathrm{IN}}, \overline{\mathrm{RESET}}, \mathrm{P} 1_{0}, \mathrm{P} 1_{1}$.
3. Applicable pins: $\overline{R E S E T}, \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (digital input mode).
4. Applicable pins: $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (analog input mode).
5. Applicable pins: $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (high current mode).
6. Applicable pins: $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode). (See note 11.)
7. Applicable pins: $\mathrm{P}_{0}-\mathrm{P} 3_{3}$. (See note 12.)
8. No load (A/D conversion is stop).
9. $A / D$ conversion in operation (operation enable).
10. A/D conversion in stop (operation disable).
11. In case of 32-pin SOP and 36-pin QFP. In case of 30-pin SDIP, $P 5_{2}$ does not exist. In case of 28-pin SOP, $\mathrm{P5} 5_{0}-\mathrm{P} 5_{3}$ do not exist.
12. P3 ports are normally used for input ports with pull-up resistor. These ports can be also used.

## SM5K4

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ or $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (TYP.) unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{HH} 1}$ |  | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\text {IL1 }}$ |  | 0 |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ |  | $0.9 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 2 |
|  | $\mathrm{V}_{\text {IL2 }}$ |  | 0 |  | $0.1 \times \mathrm{V}_{\mathrm{DD}}$ | V | 2 |
| Input current | $\mathrm{I}_{\text {LL }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V | 1.0 | 25 | 90 | $\mu \mathrm{A}$ | 3 |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 15 | 70 | 250 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 3.0 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\text {IL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
| Output current | $\mathrm{loL1}$ | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V | 3 | 15 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 12 | 25 |  | mA | 5 |
|  | $\mathrm{lOH}_{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V | 0.2 | 1.5 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 0.8 | 2.2 |  | mA | 5 |
|  | l OL2 | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 4.0 | 9.0 |  | mA | 6 |
|  | IOH 2 | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V | 0.2 | 2.0 |  | mA | 6 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 0.8 | 2.4 |  | mA | 6 |
|  | $\mathrm{I}_{\mathrm{OH} 3}$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 0.5 |  |  | mA | 7 |
| Supply current | $I_{\text {D }}$ | $\mathrm{f}_{\mathrm{OSC}}=2.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 1,200 | 2,800 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V |  | 300 | 900 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 600 | 1,400 | $\mu \mathrm{A}$ | 8 |
|  | $\mathrm{I}_{\mathrm{HLT}}$ | $\mathrm{f}_{\mathrm{OSC}}=2.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 760 | 1,700 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 400 | 1,000 | $\mu \mathrm{A}$ | 8 |
|  | $\mathrm{I}_{\text {STOP }}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 5 | $\mu \mathrm{A}$ | 8 |
|  | $\mathrm{I}_{\mathrm{VR}}$ | A/D conversion in operation, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V |  | 130 | 350 | $\mu \mathrm{A}$ | 9 |
|  |  | A/D conversion in operation, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 220 | 500 | $\mu \mathrm{A}$ | 9 |
|  |  | A/D conversion in stop, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 3 | $\mu \mathrm{A}$ | 10 |
| A/D conversion | Resolution |  |  |  | 10 | bit |  |
|  | Differential linearity error | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=1.0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{VR}=5.0 \mathrm{~V} \end{aligned}$ |  | $\pm 2.5$ | $\pm 4.0$ | LSB |  |
|  | Sequential linearity error |  |  | $\pm 3.2$ | $\pm 5.0$ | LSB |  |
|  | Total error |  |  | $\pm 4.0$ | $\pm 6.0$ | LSB |  |
| Reference clock oscillator frequency | ${ }^{\text {fosc }}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Rf}=33 \mathrm{k} \Omega$ | 1.34 | 1.67 | 2.0 | MHz |  |

## NOTES:

1. Applicable pins; $\mathrm{P1}_{2}, \mathrm{P1}_{3}, \mathrm{P}_{0}-\mathrm{P}_{3}, \mathrm{P}_{3}-\mathrm{P}_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P}_{3}, \mathrm{P}_{0}-\mathrm{P5}_{3}$.
2. Applicable pins: $\mathrm{OSC}_{\mathrm{IN}^{\prime}}, \overline{\mathrm{RESET}}, \mathrm{P1}_{0}, \mathrm{P1}_{1}$.
3. Applicable pins: $\overline{\operatorname{RESET}, ~} \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, $\mathrm{P} 5_{0}-\mathrm{P5}_{3}$ (digital input mode).
4. Applicable pins: $\mathrm{P}_{0}-\mathrm{P}_{3}$ (analog input mode).
5. Applicable pins: $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (high current mode).
6. Applicable pins: $\mathrm{P}_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode). (See note 11.)
7. Applicable pins: $\mathrm{P3}_{0}-\mathrm{P}_{3}$. (See note 12.)
8. No load (A/D conversion is stop).
9. $A / D$ conversion in operation (operation enable).
10. $A / D$ conversion in stop (operation disable).
11. In case of 32 -pin SOP and 36 -pin QFP. In case of 30 -pin SDIP, $P 5_{2}$ does not exist. In case of 28 -pin SOP, $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ do not exist.
12. P3 ports are normally used for input ports with pull-up resistor. These ports can be also used.

## SM5K5

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ or $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (TYP.) unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{IH} 1}$ |  | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\text {IL } 1}$ |  | 0 |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V | 1 |
|  | $\mathrm{V}_{\text {IH2 }}$ |  | $0.9 \times \mathrm{V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | 2 |
|  | $\mathrm{V}_{\text {IL2 }}$ |  | 0 |  | $0.1 \times \mathrm{V}_{\mathrm{DD}}$ | V | 2 |
| Input current | $\mathrm{I}_{\text {IL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 2 | 25 | 90 | $\mu \mathrm{A}$ | 3 |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 25 | 70 | 250 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 2 | $\mu \mathrm{A}$ | 3 |
|  | $\mathrm{I}_{\text {IL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
| Output current | $\mathrm{I}_{\text {OL1 }}$ | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 5 | 15 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 15 | 25 |  | mA | 5 |
|  | $\mathrm{IOH}^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 0.3 | 1.5 |  | mA | 5 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 1.0 | 2.2 |  | mA | 5 |
|  | $\mathrm{I}_{\text {OL2 }}$ | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 7 | 35 |  | $\mu \mathrm{A}$ | 6 |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 20 | 60 |  | $\mu \mathrm{A}$ | 6 |
|  | $\mathrm{IOH2}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V | 300 | 2,000 |  | $\mu \mathrm{A}$ | 6 |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 1,000 | 2,400 |  | $\mu \mathrm{A}$ | 6 |

## NOTES:

1. Applicable pins; $\mathrm{P}_{2}, \mathrm{P1}_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P}_{3}, \mathrm{P}_{5}-\mathrm{P}_{3}$.
2. Applicable pins: $\mathrm{OSC}_{\mathrm{IN}}, \overline{\mathrm{RESET}}, \mathrm{P} 1_{0}, \mathrm{P} 1_{1}$.
3. Applicable pins: $\overline{\mathrm{RESET}}, \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, $P 5_{0}-P 5_{3}$ (digital input mode).
4. Applicable pins: $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (analog input mode).
5. Applicable pins: $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (high current mode).
6. Applicable pins: $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode). (See note 11.)
7. Applicable pins: $\mathrm{P} 3_{0}-\mathrm{P} 3_{3}$. (See note 12.)
8. No load (A/D conversion is stop).
9. $A / D$ conversion in operation (operation enable).
10. $A / D$ conversion in stop (operation disable).
11. In case of 32-pin SOP and 36-pin QFP. In case of 30-pin SDIP, $\mathrm{P} 5_{2}$ does not exist. In case of 28-pin SOP, $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ do not exist.
12. P3 ports are normally used for input ports with pull-up resistor. These ports can be also used.

## SM5K5 (Cont'd)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ or $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (TYP.) unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $I_{\text {D }}$ | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 1,200 | 2,500 | $\mu \mathrm{A}$ | 7 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  | 300 | 800 | $\mu \mathrm{A}$ | 7 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 600 | 1,200 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | 20 | 120 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 40 | 160 | $\mu \mathrm{A}$ | 7 |
|  | $\mathrm{I}_{\mathrm{HLT}}$ | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 760 | 1,500 | $\mu \mathrm{A}$ | 7 |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 400 | 900 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | 15 | 60 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 20 | 90 | $\mu \mathrm{A}$ | 7 |
|  | $I_{\text {Stop }}$ | Ceramic OSC mode, $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  |  | 2 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | 2 | 10 | $\mu \mathrm{A}$ | 7 |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz} \text { (crystal OSC mode) } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 10 | 25 | $\mu \mathrm{A}$ | 7 |
|  | $I_{V R}$ | A/D in operation, $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 3.3 V |  | 130 | 300 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{A} / \mathrm{D}$ in operation, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 220 | 450 | $\mu \mathrm{A}$ | 8 |
|  |  | $\mathrm{A} / \mathrm{D}$ in stop, $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ to 5.5 V |  |  | 2 | $\mu \mathrm{A}$ | 9 |
| A/D conversion | Resolution |  |  | 10 |  | bit |  |
|  | Differential linearity error | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{VR}=5.0 \mathrm{~V} \end{aligned}$ |  | $\pm 2.5$ | $\pm 4.0$ | LSB |  |
|  | Sequential linearity error |  |  | $\pm 3.2$ | $\pm 5.0$ | LSB |  |
|  | Total error |  |  | $\pm 4.0$ | $\pm 6.0$ | LSB |  |

## NOTES:

1. Applicable pins; $\mathrm{P1}_{2}, \mathrm{P1}_{3}, \mathrm{P}_{0}-\mathrm{P}_{3}, \mathrm{P}_{0}-\mathrm{P}_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P}_{0}-\mathrm{P5}_{3}$.
2. Applicable pins: $\mathrm{OSC}_{\text {IN }}, \overline{\mathrm{RESET}}, \mathrm{P} 1_{0}, \mathrm{P1}_{1}$.
3. Applicable pins: $\overline{\mathrm{RESET}}, \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (digital input mode).
4. Applicable pins: $\mathrm{P}_{0}-\mathrm{P}_{3}$ (analog input mode).
5. Applicable pins: $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (high current mode).
6. Applicable pins: $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode).
7. No load (A/D conversion is stop).
8. $A / D$ conversion in operation (operation enable).
9. $A / D$ conversion in stop (operation disable).
10. In case of 32 -pin SOP and 36 -pin QFP. In case of 30 -pin SDIP, $P 5_{2}$ does not exist. In case of 28 -pin $\mathrm{SOP}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ do not exist.

## SYSTEM CONFIGURATION

## A Register and X Register

The $A$ register (or accumulator $A_{C C}$ ) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.

The X register (or auxiliary accumulator) is a 4-bit register and can be used as a temporary register. It loads contents of the A register or its content is transferred to the A register. When the table reference instruction PAT is used, the $X$ and $A$ registers load ROM data. A pair of $A$ and $X$ registers can accommodate 8 -bit data.


Figure 9. Data Transfer Example Between

## A Register and X Register

## Arithmetic and Logic Unit (ALU) and Carry Signal Cy

The ALU performs 4-bit parallel operation. The ALU operates binary addition in conjunction with RAM, C flag and A register. The carry signal Cy is generated if a carry occurs during ALU operation. Some instructions use Cy. ADC instruction sets/clears the content of the $C$ flag. ADX instruction causes the program to skip the next instruction. Note that Cy is the symbol for carry signal and not for C flag.


Figure 10. ALU

## B Register and SB Register

## $B$ Register ( $\mathrm{B}_{\mathrm{M}}, \mathrm{B}_{\mathrm{L}}$ )

The B register is an 8 -bit register that is used to specify the RAM address. The upper 4 -bit section is called $B_{M}$ register and lower 4-bit $B_{L}$.

## SB Register

The SB register is an 8-bit register used as the save register for the $B$ register. The contents of $B$ register and SB register can be exchanged through EX instruction.


Figure 11. B Register and SB Register

## Data Memory (RAM)

The data memory (RAM) is used to store data up to $4 \times 16 \times 8=512$ bits.


NOTE: * 1 Word = 4-Bit
5K3-12

Figure 12. RAM File and Word

## Program Counter PC and Stack Register SR

The program counter PC specifies the ROM address. The PC consists of 12 -bit as shown in Figure 13. The upper 6-bit ( $\mathrm{P}_{\mathrm{U}}$ ) represents a page while the lower 6-bit $\left(P_{L}\right)$ denotes a step. The $P_{U}$ section is a register and the $P_{L}$ section, a binary counter.

Execution of interrupt handing and the table reference instruction PAT also automatically uses one stage of the stack register SR.


Figure 13. Program Counter PC and Stack Register SR

## Program Memory (ROM)

The ROM is used to store the program. The capacity of the ROM is 2,048 step ( 32 page by 64 step, see Figure 14). The configuration of the ROM and program jumps are illustrated in Figure 15.


Figure 14. Page and Step for ROM

| $\mathrm{P}_{\mathrm{U}}$ (PAGE) |  | $\mathrm{P}_{\mathrm{U}}$ (PAGE) |  |
| :---: | :---: | :---: | :---: |
| $00_{\mathrm{H}}$ | Start address upon hardware reset | $10^{H}$ |  |
| $0^{01} \mathrm{H}$ | Front cover of subroutine TRS | $11_{H}$ | (2) |
| $02_{\mathrm{H}}$ | Interrupt | $12_{H}$ |  |
| $03_{\mathrm{H}}$ | Standby released <br> (1) <br> (2) | $13_{\mathrm{H}}$ | (1) |
| $0^{04}$ | Reference the table during execution of PAT instructions | $14_{H}$ |  |
| $05_{\text {H }}$ |  | $15_{\text {H }}$ |  |
| $06_{H}$ |  | $16_{H}$ |  |
| $07_{\mathrm{H}}$ | (1) TLxy | $17_{\mathrm{H}}$ |  |
| $08_{H}$ |  | $18_{\text {H }}$ |  |
| $09_{\text {H }}$ | $\bigcirc$ | $19_{\mathrm{H}}$ | TRx $\qquad$ (1) |
| $0 \mathrm{~A}_{\mathrm{H}}$ | $\mathrm{TRx} \longrightarrow(1$ | $1 \mathrm{~A}_{\mathrm{H}}$ |  |
| $0 \mathrm{~B}_{\mathrm{H}}$ |  | $1 \mathrm{~B}_{\mathrm{H}}$ |  |
| $0 \mathrm{C}_{\mathrm{H}}$ | (1) RTN | $1 \mathrm{C}_{\mathrm{H}}$ |  |
| $0 \mathrm{D}_{\mathrm{H}}$ | CALLxy | $1 \mathrm{D}_{\mathrm{H}}$ |  |
| $0 \mathrm{E}_{\mathrm{H}}$ |  | $1 E_{H}$ |  |
| $0 \mathrm{~F}_{\mathrm{H}}$ |  | $1 \mathrm{~F}_{\mathrm{H}}$ | Last page, last step (1F3F ${ }_{\text {H }}$ ) |

NOTE: Circled numbers are a step number in the program jump.
Figure 15. ROM Configuration and Program Jump Example

## Output Latch Register and Mode Register

The SM5K3/5K4/5K5 contain six output latch registers and eight mode registers which either latch contents of output ports or control some functions of the SM5K3/5K4/5K5.

These registers, their functions and available transfer instructions are shown in Table 1.

An output latch register sets the ouput level of the pin to which it is connected.

Refer to the section of 'Mode Registers' concerning the details of the mode register.

Table 1. Output Latch Registers and Mode Registers

| SYMBOL | FUNCTION | OUT | INL | OUT | IN/TPB | ANP/ORP | CONTENT <br> OF B $\mathbf{L}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | Output register | O | - | O | - | O | 0 |
| P1 | Input register | - | O | - | O | - | 1 |
| P2 | I/O register (independent) | - | - | O | O | O | 2 |
| P3 | Input register (and analog input) | - | - | - | O | - | 3 |
| R3 | Control register | - | - | O | - | - | 3 |
| P4 | I/O register | - | - | O | O | O | 4 |
| P5 | I/O register | - | - | O | O | O | 5 |
| R8* $^{*}$ | A/D data/control register | - | - | O | O | - | 8 |
| R9* $^{\text {A/D data register }}$ | - | - | O | O | - | 9 |  |
| RA $^{*}$ | Timer/counter register | - | - | O | O | - | A |
| RB $^{*}$ | Timer/modulo register | - | - | O | O | - | B |
| RC | Timer control register | - | - | O | O | - | C |
| RE | Interrupt mask register | - | - | O | O | - | E |
| RF | P2 directional register | - | - | O | O | - | F |

## NOTES:

1. *8-bit register.
2. Bit 4 (R84) in the R8 register is read only. Read or write operation of this bit does not affect any other operation.

## FUNCTION DESCRIPTION

## Hardware Reset Function

Reset function initializes the SM5K3/5K4/5K5 systems. When the input on the RESET pin goes LOW, the system enters reset condition after two command cycles. After the RESET pin goes HIGH level, the reset condition is removed as the input pulse from OSC $_{\text {IN }}$ pin repeats $2^{15}$ times, forcing the program counter to start at 0 page and 0 address. Initialized status of the system immediately after resetting is shown below.

Reset causes the following changes:

1. I/O pins are set input.
2. All mode registers are reset.
3. Output latch register PO is reset, causing $\overline{\mathrm{PO}}_{0}$ to $\overline{\mathrm{PO}}_{3}$ pins go HIGH level.
4. Interrupt request flags (IFA, IFB, and IFT), interrupt master enable flag (IME) are reset, disabling all interrupts.

Table 2. Status of Flags and Registers Immediately After Reset

| FLAG REGISTER | STATUS |
| :--- | :---: |
| PC | 0 |
| SP | Level 1 |
| RAM | Undefined |
| Register A | Undefined |
| Register X | Undefined |
| P0, P2, P4, P5 output latch register | 0 |
| Timers (RA, RB), divider | 0 |
| IFA flag | 0 |
| IFB flag | 0 |
| IFT flag | 0 |
| IME flag | 0 |
| C flag | Undefined |
| $\mathrm{B}_{\mathrm{M}}, \mathrm{B}_{\mathrm{L}}$, registers, SB register | Undefined |
| R3, R8*, R9, RC, RE, RF | 0 |

NOTE: *The content of the bit R84 is undefined because it is read only.

## Standby Feature

The standby function saves power by stopping the program whenever it is not necessary to run. The mode in which the microcomputer is executing the program is called the run mode and the mode in which it stops the program is called the standby mode. Standby mode is further divided into two modes: stop mode and halt mode, one of which is selected by halt instruction or stop instruction. Upon removal of standby condition, the SM5K3/5K4/5K5 return from the standby mode to the normal run mode. To enter the standby mode, select either stop mode or halt mode whichever is appropriate (see Figure 16).

## BLOCKS STOPPED DURING STANDBY MODE

## In the Halt Mode

The system clock generating circuit stops during the halt mode, deactivating all the blocks driven by the system clock. The main clock and dividers remain active. This means that timers can be used while in the halt mode. Both internal and external clocks can be used as the count clock.

## In the Stop Mode

The main clock and system clock stop upon entering the stop mode. Therefore, only timers using the external clock remain active.

## COUNTERS THAT THE SYSTEM RETAINS DURING STANDBY MODE

The contents that will be retained in the halt mode will also be retained in the stop mode. These items are shown in Table 3.

## USAGE OF HALT MODE AND STOP MODE

The system returns back to the normal operation mode upon occurring of a standby mode releasing condition. The halt mode should be used when the system must enter and exit normal operation frequently as in the case of key operation.

The halt mode should also be used to keep timers that are operating from the internal clock, while in the standby mode.

The stop mode further saves more power than the halt mode but requires longer time to return to the normal mode. Therefore, the stop mode should be used when the system will not be required to return to the normal mode in a short time.

Table 3. System Contents Secured During Standby Mode

| FLAG | REGISTER | OUTPUT LATCH REGISTER/ <br> MODE REGISTER | OTHER |
| :---: | :---: | :---: | :---: |
| IFA flag | A register | P0, P2, R3, P5 | RAM |
| IFB flag | X register | R8, R, RA, RB |  |
| IFT flag | $\mathrm{B}_{\mathrm{M}}, \mathrm{B}_{\mathrm{L}}$ register | RC, RE, RF |  |
| IME flag | SP |  |  |
| C flag | SR |  |  |



Figure 16. Operation Shift of Program

Table 4. Releasing Events of Standby Mode (6-Type)

| RELEASING EVENT | FLAG | INT/EXT | MASKABLE/ <br> NONMASKABLE | PRIORITY |
| :--- | :---: | :---: | :---: | :---: |
| Reset input | - | External | Nonmaskable | - |
| Low level input on $\mathrm{P1}_{0}$ pin | IFA | External | Maskable | 1 |
| Low level input on $\mathrm{P1}_{1}$ pin | IFB | External | Maskable | 2 |
| Low level input on $\mathrm{P1}_{2}$ pin | - | External | Nonmaskable | - |
| Low level input on $\mathrm{P1}_{3}$ pin | - | External | Nonmaskable | - |
| Timer overflow | IFT | Internal | Maskable | 3 |

## Interrupt Feature

The interrupt block consists of mask flags (bit REO, RE1 and RE2), IME flag and interrupt request handling circuit. Figure 17 shows the configuration of the interrupt block.

## Interrupt Used with SM5K3/5K4/5K5

Interrupt event occurs on the falling edge of $\mathrm{P} 1_{0}$ or $\mathrm{P} 1_{1}$ pin input, or the overflow at the timer. These events set flags IFA, IFB and IFT respectively, that then serve as interrupt request flag.

Table 5 shows interrupt handling priority level and jump address.

## IME Flag (Master Enable Flag)

The IME enables or disables all interrupts at the same time. The IE command, when executed, sets the IME flag and enables the interrupt specified by the mask flag setting. The ID command resets the IME flag, disabling process of any interrupt request. Setting the IME flag to reset after releasing hardware reset, all interrupts are inhibited.

## Mode Register RE (Interrupt Mask Flag)

The mode register RE (RE0, RE1 and RE2, interrupt mask flag) individually enables or disables three types of interrupts.

Table 5. Interrupt Event Summary

| INTERRUPT EVENT <br> (REQUEST FLAG) | JUMP ADDRESS |  | PRIORITY <br> ORDER | INTERRUPT MASK <br> FLAG |
| :--- | :---: | :---: | :---: | :---: |
|  | PAGE | STEP |  | RE0 |
| Falling edge of input on $\mathrm{P} 1_{0}(\mathrm{IFA})$ | 2 | 0 | 1 | RE1 |
| Falling edge of input on $\mathrm{P} 1_{1}(\mathrm{IFB})$ | 2 | 2 | 2 | RE2 |
| Timer overflow (IFT) | 2 | 4 | 3 |  |



Figure 17. Interrupt Block Diagram

## Timer/Counter

The SM5K3/5K4/5K5 have a pair of built-in timer/ counter. The timer/counter is used to handle periodic interrupts and to count. The overflowing timer can be used to disable the halt mode. The timer/counter serve as interval timer.

The timer/counter consists of an 8-bit count register RA, modulo register RB (for counter initial value set-
ting), 15-bit divider and 4-bit mode register RC (for count clock selection). The configuration of the timer/ counter is shown in Figure 18.

## Selecting Count Clock

A count clock is selected by the bit settings in the mode register RC.

Table 6. Count Clock Selection

| LOWER 2-BIT OF RC BITS |  | SELECTED COUNT CLOCK |
| :---: | :---: | :---: |
| 1 | 0 |  |
| 0 | 0 | $\mathrm{f}_{\text {SYS }}$ (system clock) |
| 0 | 1 | $\mathrm{f}_{\mathrm{SYS}} / 2^{7}$ |
| 1 | 0 | $\mathrm{f}_{\text {SYS }} / 2^{15}$ |
| 1 | 1 | External event clock ( $\mathrm{P} 1_{1}$ ) |



Figure 18. Configuration of Timer/Counter

## A/D Conversion

The SM5K3/5K4/5K5 are provided with a built-in 10bit A/D converter having 4 channel multiplexer analog inputs. The A/D converter operates in A/D conversion mode and comparison mode. In the $A / D$ conversion mode, the converter converts the analog input from the P3 pin to the digital value; and in the comparison mode, it compares the input analog amplitude with that of a reference voltage set inside the SM5K3/5K4/5K5. The $\mathrm{P}_{3}$ to $\mathrm{P}_{3}$ pins can be used as analog voltage inputs. One or more of these four inputs can be set to assume A/D pin by the bit operation of the mode register R3. One of these $A / D$ pins is further set as analog input by the bit operation of the mode register R8. The A/D converter is controlled by the bits set in the mode register R8. For details of the mode register R8, refer to 'Mode Registers R8'. Configuration of the A/D converter is illustrated in Figure 19.

## CAUTION

Keep the A/D converter reference voltage on the VR pin equal to or below $V_{D D}$.
Do not apply the voltage to the $V R$ pin before $V_{D D}$ is applied. Connect AGND to GND.

## A/D CONVERSION MODE

In the A/D conversion mode, the converter converts the analog input voltage to the digital value. The analog input voltage is successively compared with the internal voltage charged on the weighted capacitor array until its digital equivalent is determined. The resultant digital data is stored into the mode registers R8 and R9.

The conversion requires $152.5 \mu \mathrm{~s}$ (main clock at $400 \mathrm{kHz} /$ system clock at $5 \mu \mathrm{~s}$ ) or 1.86 ms (main clock at $32.768 \mathrm{kHz} /$ system clock at $61 \mu \mathrm{~s}$ ).

## COMPARISON MODE

In the comparison mode, the analog voltage from one of $\mathrm{P}_{0}$ to $\mathrm{P}_{3}$ pins is compared, in amplitude, with internally generated voltage whose value is set by the mode registers R8 and R9. The result data of the comparison is saved into the bit 4 (bit R84) position of the mode register R8. The comparison cycle lasts $62.5 \mu \mathrm{~s}$ (main clock at 400 kHz , system clock at $5 \mu \mathrm{~s}$ ) or $763 \mu \mathrm{~s}$ (main clock at $32.768 \mathrm{kHz} /$ system clock at $61 \mu \mathrm{~s}$ ).


Figure 19. A/D Converter Block Diagram

## MODE REGISTERS

The registers which control functions of the SM5K3/ $5 \mathrm{~K} 4 / 5 \mathrm{~K} 5$ and which serve as counter/timer are commonly referred to as 'mode registers'. In the SM5K3/ $5 \mathrm{~K} 4 / 5 \mathrm{~K} 5$, R8 to RB are 8-bit mode registers, and R3, RC, RE and RF are 4-bit mode registers.

To set data into the mode registers, the OUT command is used, and to check the contents of the mode registers IN command is used.

## R3 (A/D Pin Selection Register)

Any pin on 4-pin port P3 can be set to accommodate analog voltage (hereafter called A/D pin).


Bit $\mathrm{i}(\mathrm{i}=3$ to 0$)$
Sets P3i pin to either general purpose input or $A / D$ pin.

| BIT | CONTENT |
| :---: | :--- |
| 0 | (General purpose) input |
| 1 | A/D input |

NOTE: * Select one pin which is to be selected by mode register R8.

## R8 (A/D Conversion Control and A/D Data Register)

An 8-bit register used to control A/D conversion and storing part of $A / D$ conversion result. It also stores the results of comparison.


## Bits 7 to 6

Storage of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode).

- Use as part of a 10 -bit data register in combination with mode register R9.
- Bit R86 is the LSB.
- Store lower 2-bit of converted data in A/D conversion mode.
- Use as lower 2-bit of internal voltage setting data in comparison mode.

Bit 5: A/D Operation Enable/Disable Flag*

| BIT | CONTENT |
| :---: | :--- |
| 0 | Disable (A/D power source off) |
| 1 | Enable (A/D power source on) |

NOTE: *When operation is end, these bits are cleared.

Bit 4: Storages of comparison result (read only)

| BIT | CONTENT |
| :---: | :--- |
| 0 | P3i pin voltage < internal setting voltage |
| 1 | P3i pin voltage, internal setting voltage |

NOTE: ( $\mathrm{i}=3$ to 0 )
Bit 3: S/R flag (start/clear)*

| BIT | CONTENT |
| :---: | :--- |
| 0 | End of operation (or stop) |
| 1 | Start of operation (or in operation) |

NOTE: *When operation is end, these bits are cleared.
Bit 2: Operation mode selection

| BIT | CONTENT |
| :---: | :--- |
| 0 | A/D conversion |
| 1 | Comparison |

Bits 1 to 0 : Select one of $A / D$ pins as $A / D$ conversion

| BIT | CONTENT |
| :---: | :--- |
| 00 | $\mathrm{P}_{3}$ |
| 01 | $\mathrm{P}_{1}$ |
| 10 | $\mathrm{P}_{2}$ |
| 11 | $\mathrm{P}_{3}$ |

## R9 (A/D Data Register)

The register to store the upper 8 -bit of 10 -bit data resulting from A/D conversion.


Bit $\mathrm{i}(\mathrm{i}=7$ to 0$)$
Storages of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode).

- Uses as part of a 10 -bit data register in combination with mode register R8.
- Bit R97 is the MSB.
- Stores upper 8 -bit of $A / D$ conversion result.
- Uses as upper 8-bit of internal voltage setting data in comparison mode.


## RA (Count Register)



Bit i (i=7 to 0): Count clock input register

- Uses as counter part of timer/counter (count clock input).
- Loads the content of RB to RA when the RA overflows or when OUT command ( $\mathrm{B}_{\mathrm{L}}=0 \mathrm{~A}_{\mathrm{H}}$ ) is executed.
$R A \leftarrow R B$
- Loads the content of RA to $X$ and $A$ registers upon execution of $I N$ command $\left(B_{L}=0 A_{H}\right)$.
$(X, A) \leftarrow R A$
- Bit $7=$ MSB, bit $0=$ LSB


## RB (Modulo Register)



Bit $\mathrm{i}(\mathrm{i}=7$ to 0$)$ : Count initial value storage register

- Uses as modulo register of timer/counter
- Loads the content of $R B$ to $X$ and $A$ registers upon execution of $I N$ command $\left(B_{L}=0 B_{H}\right)$. $X=$ upper bits, $A=$ lower bits.

$$
(X, A) \leftarrow R B
$$

- Loads the contents of $X$ and $A$ registers to RB upon execution of OUT command $\left(\mathrm{B}_{\mathrm{L}}=0 \mathrm{~B}_{\mathrm{H}}\right)$. $\mathrm{X}=$ upper bits, $A=$ lower bits. $R B \leftarrow(X, A)$
- Bit $7=$ MSB, Bit $0=$ LSB


## RC (Timer Control)



Bit 3: Starts up count of the timer

| BIT | CONTENT |
| :---: | :--- |
| 0 | Stop |
| 1 | Start |

Bit 2: Unused

Bits 1 to 0: Select the source clock to the timer

| BIT | CONTENT |
| :--- | :--- |
| 00 | $\mathrm{f}_{\mathrm{SYS}}$ (system clock) |
| 01 | $\mathrm{f}_{\mathrm{SYS}} / 2^{7}$ |
| 10 | $\mathrm{f}_{\mathrm{SYS}} / 2^{15}$ |
| 11 | Falling edge input on $\mathrm{P} 1_{1}$ pin |

## RE (Interrupt Mask Flag)



Bit 3: Unused
Bit 2: Removes overflow interrupt from timer or standby condition

| BIT | CONTENT |
| :---: | :--- |
| 0 | Disable |
| 1 | Enable |

Bit 1: Interrupts on the falling edge of input from $\mathrm{P} 1_{1}$ pin, or releases of standby mode by the LOW input from $\mathrm{P1}_{1}$ pin

| BIT | CONTENT |
| :---: | :--- |
| 0 | Disable |
| 1 | Enable |

Bit 0: Interrupts on the falling edge of input on $\mathrm{P} 1_{0}$ pin, or releases of standby mode by the LOW input from $\mathrm{P} 1_{0}$ pin

| BIT | CONTENT |
| :---: | :--- |
| 0 | Disable |
| 1 | Enable |

## RF (P2 Port Direction Register)



Bit $\mathrm{i}(\mathrm{i}=3$ to 0$)$ : Selection of input pin/output pin

| BIT | CONTENT |
| :---: | :--- |
| 0 | Set P2i pin to input |
| 1 | Set P2i pin to output |

## I/O Ports

The SM5K3/5K4/5K5 have 24 ports; eight input, four output and 12 I/O ports. To verify the input, use suitable instruction to transfer the input on the pin directly to the A register. To select the output latch register to which the content of the A register is to be transferred, and to select the input port from which the signal or data is to be transferred to the $A$ register, use the $B_{L}$ register. For details of $B_{L}$ settings and associated ports, refer to Table 1.

## Port $\mathrm{PO}_{0}$ to $\mathrm{PO}_{3}$ (CMOS Inverting Output Port)

The data transfers in 4-bit string (use OUT or OUTL instruction) or in unit of 1-bit (use ANP or ORP instruction).

## Port $\mathrm{P} 1_{0}$ to $\mathrm{P1}_{3}$ (Input Port with Pull-up Resistor)

The data transfers in unit of 4-bit. This port can be used as standby/external interrupt input or count pulse input. The P1 port can also be used as a standby release port without requiring specific setting on $\mathrm{P1}_{2}$ and $\mathrm{P} 1_{3}$ pins. Pins $\mathrm{P} 1_{0}$ and $\mathrm{P} 1_{1}$ require settings through the mode resistor RE. When using the P1 port as an external interrupt input, use pins $\mathrm{P} 1_{0}$ and $\mathrm{P} 1_{1}$ with suitable settings in the mode register RE. When using the P 1 port as the count pulse input, use $\mathrm{P} 1_{1}$ pin.

## Port $\mathbf{2 0}_{0}$ to $\mathrm{P2}_{3}$ (I/O Port with Pull-up Resistor)

Each bit can independently set its direction and can be transferred independently or in combination with other 3-bit. The direction of the bits is determined by the RF register. After reset, the P 2 port is set input.

## Port $\mathrm{P}_{3}$ to $\mathrm{P3}_{3}$ (Input Port with Pull-up Resistor)

The data transfers in unit of 4 -bit. The port can also be used as A/D analog voltage input. To use the P3 port as the A/D port, set the mode register R3.

## Port $\mathrm{P4}_{0}$ to $\mathrm{P4}_{3}$ (I/O port with Pull-up Resistor)

The data transfers in units of 4-bit. When set output, content of each bit can be set. Executing the input in-
struction (IN) sets the P4 ports ( $\mathrm{P} 4_{0}$ to $\mathrm{P} 4_{3}$ ) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P4 port is set input.

## Port $\mathrm{P5}_{0}$ to $\mathrm{P5}_{3}$ (I/O port with Pull-up Resistor)

The data transfers in units of 4-bit. When set output, content of each bit can be set. Executing the input instruction (IN) sets the P5 ports ( $\mathrm{P5}_{0}$ to $\mathrm{P} 5_{3}$ ) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P5 port is set input.

## Flags

The SM5K3/5K4/5K5 have four flags (C flag and IFA, IFB, IFT interrupt request flags), which are used to perform settings and judgements.

## System Clock Generator and Dividers

## System Clock Generator

The system clock is the divided-by-two main clock applied through $\mathrm{OSC}_{\mathrm{IN}}$ and OSC $_{\text {OUT }}$ (see Figure 20). The system clock generator is shown in Figure 21.

One system clock cycle period is equal to one instruction execution time when the instruction consists of one word. When the ceramic oscillator runs at 400 kHz , the system clock $\mathrm{f}_{\mathrm{SYS}}$ is 200 kHz . This means that the instruction execution time is $5 \mu \mathrm{~s} /$ word. Using a 32.768 kHz crystal oscillator generates 16.384 kHz $\mathrm{f}_{\text {SYS }}$ and the instruction execution time is $61 \mu \mathrm{~s} /$ word. The system clock can be used as count input pulse to the timer.


Figure 20. Main Clock and System Clock


Figure 21. System Clock Generator and Divider

## Divider

The divider consists of 15 divided-by-two dividers, providing two ( $\mathrm{f}_{\mathrm{SYS}} / 2^{7}, \mathrm{f}_{\mathrm{SYS}} / 2^{15}$ ) of four count clocks that are fed to the counter RA from the system clock. Its configuration is shown in Figure 21. The divider can be cleared by using the DR instruction.

## Oscillator Mask Option

Selection of type of oscillator, ceramic or crystal, is made by mask option.

## INSTRUCTION SET

## Definition of Symbols

| SYMBOL | DEFINITION |
| :---: | :--- |
| M | Content of RAM at the address defined by <br> the B register |
| $\leftarrow$ | Transfer direction |
| $\cup$ | Logical OR |
| $\cap$ | Logical AND |
| $\oplus$ | Exclusive OR |
| Ai | An i bit of A register ( $\mathrm{i}=3$ to 0 ) |
| Push | Saves the contents of PC to stack register SR |
| Pop | Returns the contents saved in the stack <br> register back to PC |
| Pj | Indicates output latch register or input <br> register, Pj ( $\mathrm{j}=0$ <br> 0 to 5) |

- A bit in a register is affixed to the register symbol, e.g. a bit $(i=0,1,2,3 \ldots)$ of $X$ register is expressing as Si and $P(R)$ register as $P(R)$ i.
- Increment means binary addition of $1_{\mathrm{H}}$ and decrement addition of $\mathrm{F}_{\mathrm{H}}$.
- Skipping an instruction means to ignore that instruction and to do nothing until starting the next instruction. In this sense, an instruction to be skipped is treated as a NOP instruction. Skipping 1-byte instruction requires one cycle and 2 byte instruction two cycle. Skipping 1-byte, 2 -cycle instruction requires one cycle.


## ROM Address Instructions

| MNEMONIC | $\begin{aligned} & \text { MACHINE } \\ & \text { CODE } \end{aligned}$ | OPERATIONS |
| :---: | :---: | :---: |
| TR x | 80 to BF | $\mathrm{P}_{\mathrm{L}} \leftarrow \mathrm{x}\left(\mathrm{I}_{5}-\mathrm{I}_{0}\right)$ |
| TL xy | $\begin{array}{\|l\|} \hline \text { E0 to E4 } \\ 00 \text { to FF } \end{array}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{U}} \leftarrow \mathrm{x}\left(\mathrm{I}_{11}-\mathrm{I}_{6}\right) \\ & \mathrm{P}_{\mathrm{L}} \leftarrow \mathrm{y}\left(\mathrm{I}_{5}-\mathrm{I}_{0}\right) \end{aligned}$ |
| TRS x | C0 to DF | $\begin{aligned} & \hline \text { Push } P_{U} \leftarrow{ }^{01_{H}}, \\ & P_{L} \leftarrow x\left(I_{4}, I_{3}, I_{2}, I_{1}, I_{0}\right) \\ & \hline \end{aligned}$ |
| CALL xy | $\begin{aligned} & \text { F0 to F7 } \\ & 00 \text { to FF } \end{aligned}$ | $\begin{aligned} & \text { Push } P_{U} \leftarrow x\left(I_{11}-I_{6}\right) \\ & P_{L} \leftarrow y\left(I_{5}-I_{0}\right) \end{aligned}$ |
| RTN | 7D | Pop |
| RTNS | 7E | Pop, skip the next step |
| RTNI | 7F | Pop, IME $\leftarrow 1$ |

## Data Load Instructions

| MNEMONIC | $\begin{aligned} & \text { MACHINE } \\ & \text { CODE } \end{aligned}$ | OPERATIONS |
| :---: | :---: | :---: |
| LAX x | 10 to 1F | $\mathrm{A} \leftarrow \mathrm{x}\left(\mathrm{I}_{3}-\mathrm{I}_{0}\right)$ |
| LBMX $x$ | 30 to 3F | $\mathrm{B}_{\mathrm{M}} \leftarrow \mathrm{x}\left(\mathrm{I}_{3}-\mathrm{I}_{0}\right)$ |
| LBLX x | 20 to 2F | $\mathrm{B}_{\mathrm{L}} \leftarrow \mathrm{x}\left(\mathrm{I}_{3}-\mathrm{I}_{0}\right)$ |
| LDA x | 50 to 53 | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{M}, \mathrm{~B}_{\mathrm{Mi}} \leftarrow \mathrm{~B}_{\mathrm{Mi}} \oplus \times\left(\mathrm{I}_{1}-\mathrm{I}_{0}\right) \\ & (\mathrm{i}=1,0) \end{aligned}$ |
| EXC x | 54 to 57 | $\begin{aligned} & \mathrm{M} \leftrightarrow \mathrm{~A}, \mathrm{~B}_{\mathrm{Mi}} \leftarrow \mathrm{~B}_{\mathrm{Mi}} \oplus \times\left(\mathrm{I}_{1}-\mathrm{I}_{0}\right) \\ & (\mathrm{i}=1,0) \end{aligned}$ |
| EXCI x | 58 to 5B | $\mathrm{M} \leftrightarrow \mathrm{~A}, \mathrm{~B}_{\mathrm{L}} \leftarrow \mathrm{~B}_{\mathrm{L}}+1$ <br> $\mathrm{B}_{\mathrm{Mi}} \leftarrow \mathrm{B}_{\mathrm{Mi}} \oplus \times\left(\mathrm{I}_{1}\right.$ to $\left.\mathrm{I}_{0}\right)(\mathrm{i}=1,0)$ <br> Skip the next step, if result of $\mathrm{B}_{\mathrm{L}}=0$ |
| EXCD x | 5C to 5F | $\mathrm{M} \leftrightarrow \mathrm{~A}, \mathrm{~B}_{\mathrm{L}} \leftarrow \mathrm{~B}_{\mathrm{L}}-1$ <br> $\mathrm{B}_{\mathrm{Mi}} \leftarrow \mathrm{B}_{\mathrm{Mi}} \oplus \times\left(\mathrm{I}_{1}\right.$ to $\left.\mathrm{I}_{0}\right)(\mathrm{i}=1,0)$ Skip the next step, if result of $\mathrm{B}_{\mathrm{L}}=\mathrm{F}_{\mathrm{H}}$ |
| EXAX | 64 | A $\leftrightarrow$ X-reg |
| ATX | 65 | X-reg $\leftarrow$ A |
| EXBM | 66 | $\mathrm{B}_{\mathrm{M}} \leftrightarrow \mathrm{A}$ |
| EXBL | 67 | $\mathrm{B}_{\mathrm{L}} \leftrightarrow \mathrm{A}$ |
| EX | 68 | $\mathrm{B} \leftrightarrow \mathrm{SB}$ |

## Arithmetic Instructions

| MNEMONIC | $\begin{gathered} \text { MACHINE } \\ \text { CODE } \end{gathered}$ | OPERATIONS |
| :---: | :---: | :---: |
| ADX x | 00 to 0F | $A \leftarrow A+x\left(I_{3}-I_{0}\right)$, Skip the next step, if $\mathrm{Cy}=1$ |
| ADD | 7A | $A \leftarrow A+M$ |
| ADC | 7B | $A \leftarrow A+M+C, C \leftarrow C y$ Skip the next step, if $\mathrm{Cy}=1$ |
| COMA | 79 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |
| INCB | 78 | $B_{L} \leftarrow B_{L}+1$, Skip the next step, if result of $B_{L}=0$ |
| DECB | 7 C | $B_{L} \leftarrow B_{L}-1$, Skip the next step, if result of $B_{L}=F_{H}$ |

## Test Instructions

| MNE- <br> MONIC | MACHINE <br> CODE | OPERATIONS |
| :--- | :--- | :--- |
| TAM | 6 F | Skip the next step, if $\mathrm{A}=\mathrm{M}$ |
| TC | 6 E | Skip the next step, if $\mathrm{C}=1$ |
| TM $x$ | 48 to 4B | Skip the next step, if $\mathrm{Mi}=1$ <br> $(\mathrm{i}=3$ to 0$)$ |
| TABL | 6 B | Skip the next step, if $\mathrm{A}=\mathrm{B}_{\mathrm{L}}$ |
| TPB $x$ | 4 C to 4F | Skip the next step, if $\mathrm{P}(\mathrm{R}) \mathrm{i}=1$, <br> $\left(\mathrm{i}=\mathrm{I}_{1}, \mathrm{I}_{0}\right)$ |
| TA | 6 C | Skip the next step, if IFA $=1$, <br> IFA $\leftarrow 0$ |
| TB | 6 D | Skip the next step, if IFB $=1$, <br> IFB $\leftarrow 0$ |
| TT | 69 <br> 02 | Skip the next step, if IFT $=1$, <br> IFT $\leftarrow 0$ |

## Bit Operation Instructions

| MNE- <br> MONIC | MACHINE <br> CODE | OPERATIONS |
| :--- | :--- | :--- |
| SM x | 44 to 47 | $\mathrm{Mi} \leftarrow 1(\mathrm{i}=3$ to 0$)$ |
| RM x | 40 to 43 | $\mathrm{Mi} \leftarrow 0(\mathrm{i}=3$ to 0$)$ |
| SC | 61 | $\mathrm{C} \leftarrow 1$ |
| RC | 60 | $\mathrm{C} \leftarrow 0$ |
| IE | 63 | $\mathrm{IME} \leftarrow 1$ (Interrupt enable) |
| ID | 62 | $\mathrm{IME} \leftarrow 0$ (Interrupt disable) |

## I/O Instructions

| MNEMONIC | $\begin{gathered} \hline \text { MACHINE } \\ \text { CODE } \end{gathered}$ | OPERATIONS |
| :---: | :---: | :---: |
| INL | 70 | $\mathrm{A} \leftarrow \mathrm{P} 1$ |
| OUTL | 71 | $\mathrm{P} 0 \leftarrow \mathrm{~A}$ |
| ANP | 72 | $\mathrm{Pj} \leftarrow \mathrm{Pj} \cap \mathrm{A}(\mathrm{j}=0,2,4,5)$ |
| ORP | 73 | $P \mathrm{Pj} \leftarrow \mathrm{Pj} \cup \mathrm{A}(\mathrm{j}=0,2,4,5)$ |
| IN | 74 | $\begin{aligned} & A \leftarrow P j(j=1 \text { to } 5), \\ & X-r e g, A \leftarrow R j(j=8,9, A, B) \\ & A \leftarrow R j(j=C, E, F) \end{aligned}$ |
| OUT | 75 | $\begin{aligned} & \hline \mathrm{Pj} \leftarrow A(j=0,2,4,5), \\ & R j \leftarrow X \text {-reg, } A(j=8,9, B) \\ & R A \leftarrow R B \\ & R j \leftarrow A(j=3, C, E, F) \end{aligned}$ |

## Table Search Instructions

| MNE- <br> MONIC | MACHINE <br> CODE | OPERATIONS |
| :--- | :--- | :--- |
| PAT | $6 A$ | Push <br> $P_{U} \leftarrow 04_{H}, P_{L} \leftarrow\left(X_{1}, X_{0}, A\right)$ <br> $X$-reg $\leftarrow R O M_{H}, A \leftarrow R O M_{L}$ <br> Pop |

## Divider Operation Instruction

| MNE- <br> MONIC | MACHINE <br> CODE | OPERATIONS |
| :--- | :--- | :--- |
| DR | 69 | Divider $\left(\mathrm{f}_{0}-\mathrm{f}_{15}\right)$ clear |
|  | 03 |  |

## Special Instructions

| MNE- <br> MONIC | MACHINE <br> CODE | OPERATIONS |
| :--- | :--- | :--- |
| STOP | 76 | Standby mode (STOP) |
| HALT | 77 | Standby mode (HALT) |
| NOP | 00 | No operation |

## SYSTEM CONFIGURATION EXAMPLE



Figure 22. Example of a Charger Controller

## LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similiar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

## LIMITED WARRANTY

SHARP warrants to its Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace, refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than Sharp. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will Sharp be liable, or in any way responsible, for any incidental or consequential economic or property damage.

The above warranty is also extended to Customers of Sharp authorized distributors with the following exception: reports of failures of Products during the warranty period and return of Products that were purchased from an authorized distributor must be made through the distributor. In case Sharp is unable to repair or replace such Products, refunds will be issued to the distributor in the amount of distributor cost.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.

SHARP Microelectronics
of the Americas
5700 NW Pacific Rim Blvd., M/S 20
Camas, WA 98607, U.S.A.
Phone: (360) 834-2500
Telex: 49608472 (SHARPCAM)
Facsimile: (360) 834-8903
http://www.sharpsma.com

EUROPE
SHARP Electronics (Europe) GmbH
Microelectronics Division
Sonninstraße 3
20097 Hamburg, Germany
Phone: (49) 40 2376-2286
Telex: 2161867 (HEEG D)
Facsimile: (49) 40 2376-2232

## ASIA

SHARP Corporation
Integrated Circuits Group
2613-1 Ichinomoto-Cho
Tenri-City, Nara, 632, Japan
Phone: (07436) 5-1321
Telex: LABOMETA-B J63428
Facsimile: (07436) 5-1532

